Ultra-Low Latency 25G Ethernet IP Solution  
Product Brief (HTK-ULL25G-ETH-64-FPGA)

The 25Gbps 64-bit Ethernet IP solution offers a fully integrated IEEE P802.3by compliant package for NIC (Network Interface Card) and Ethernet switching applications. This ultra-low latency solution is specifically targeted for demanding financial, high frequency trading and HPC applications.

- **Round Trip Latency of 59.6ns + Device Specific Transceiver Latency**

As shown in the figure below, the 25Gbps Ethernet IP includes:

- **Ultra-Low latency MAC; Tx = 17.4ns , Rx = 17.4ns;** (64-bit user interface mode)
- **Ultra-Low latency PCS; Tx = 12.4ns , Rx = 12.4ns;** (64-bit user interface mode)
- Technology dependent transceiver wrapper for Altera and/or Xilinx FPGAs
- Statistics counter block (for RMON and MIB)
- MDIO and I2C cores for external module and optical module status/control

A complete reference design using a L2 (MAC level) packet generator/checker is also included to facilitate quick integration of the Ethernet IP in a user design. A GUI application interacts with the reference design's hardware elements through a UART interface (a PCIe option is also available). An application (with optional basic Linux PCIe driver/API) is also provided for memory mapped read/write access to the internal registers. See Appendix A for details.

MAC and PCS cores are designed with 64-bit data path to take advantage of high performance fabrics of the 28nm, 20nm and 16nm FPGAs. This implementation approach also delivers industry's lowest latency and low area footprint.

As the PCS and transceiver wrapper is included with the Ethernet IP solution, the line side directly connects the 25.78125Gbps FPGA transceiver to the optical module (SFP28-SR).

Ethernet IP solution implements two user (application) side interfaces. The register configuration and control port can be 32-bit AXI4-Lite or Avalon-MM interface. Depending upon the application layer, user can select a 64-bit or 128-bit AXI-4 Streaming or Avalon Streaming bus to interface with the MAC block.

25Gbps Ethernet IP supports advanced features like per-priority pause frames (compliant with 802.3bd specifications) to enable Converged Enhanced Ethernet (CEE) applications like data center bridging that employ IEEE 802.1Qbb Priority Flow Control (PFC) to pause traffic based on the priority levels.

**Features Overview**

**MAC Core Features**

- Implements the full P802.3by specification with preamble/SFD generation, frame padding generation, CRC generation and checking on transmit and receive respectively.
- Implements 802.3bd specification with ability to generate and recognize PFC pause frames.
- Implements reconciliation sublayer functionality with start and terminate control characters alignment, error control character and fault sequence insertion and detection.
- PCS layer 25GMII interface implemented as 64-bit (single data rate) SDR.
- Deficit Idle Count (DIC) mechanism to ensure data rates of 25Gbps at the transmit interface.
- Optional padding of frames if the size of frame is less than 64 bytes.
- Implements fully automated XON and XOFF Pause Frame (802.3 Annex 31A) generation and termination providing flow control without user application intervention. Non PFC Mode only with use of support wrapper containing Rx User Interface Buffer.
- Pause frame generation additionally controllable by user application offering flexible traffic flow control.
- Support for VLAN tagged frames according to IEEE 802.1Q.
- Support any type of Ethernet Frames such as SNAP / LLC, Ethernet II/DIX or IP traffic.
- Discards frames with mismatching destination address on receive (except Broadcast and Multicast frames).
- Programmable Promiscuous mode support to omit MAC destination address checking on receive path.
- Optional multicast address filtering with 64-bit Hash Filtering table providing imperfect filtering to reduce load on higher layers.
Ultra-Low Latency 25G Ethernet IP Solution
Product Brief (HTK-ULL25G-ETH-64-FPGA)

- High speed CRC-32 generation and checking.
- Optional prevention of CRC appending in frame data by MAC to allow CRC to be pre-embedded in frame data by user application.
- Optional insertion of error control character in transmitted frame data.
- Optional forwarding of the CRC field to user application interface.
- Programmable frame maximum length providing support for any standard or proprietary frame length (e.g. 9K-Bytes Jumbo Frames).
- Status signals available with each Frame on the user interface providing information such as frame length, VLAN frame type indication and error information.
- Optional padding termination on RX path for NIC applications or forwarding of unmodified data to the user interface.
- Optional internal 25GMII Loop-back with use of support wrapper containing 25GMII Loop-back Buffer.
- Statistics indicators for frame traffic as well as errors (alignment, CRC, length) and pause frames.
- Altera Avalon or Xilinx AXI4 interface compliant user interface with use of support wrapper containing Tx and Rx User Interface Buffers.
- Implements statistics and event signals providing support for 802.3 basic and mandatory managed objects as well as IETF Management Information Database (MIB) package (RFC 2665) and Remote Network Monitoring (RMON) required in SNMP environments.

PCS Core Features

- Implements 25GBase-R PCS core compliant with IEEE P802.3by Specifications.
- Implements a 64-bit 25GMII interface to operate at 25Gbps for 25G Ethernet.
- Implements 64b/66b encoding/decoding for transmit and receive PCS using 802.3-2015 specified control codes.
- Implements 25G scrambling/descrambling using 802.3-2008 specified polynomial 1 + x^19 + x^50.
- Ability to generate scrambled idle test pattern compliant with IEEE P802.3by Specifications.
- Implements 66-bit block synchronization state machine as specified in 802.3-2008 specifications.

- Automatic clock compensation without the need for Inter Packet Gap (IPG) insertion/deletion that is achieved with use of support wrapper containing Rx 25GMII Buffer.
- Implements gear-box logic to convert 66-bit to 64-bit for line side. The 64-bit interface operates at the transceiver user clock.
- Implements Bit Error Rate (BER) monitor compliant with IEEE P802.3by Specifications. In addition, the core implements various status and statistics required by the IEEE 802.3-2008 such as block synchronization status and test mode error counter.
- Implements optional 25GMII remote loopback to loopback data received from Rx PCS back to Tx PCS with use of support wrapper containing 25GMII remote loop-back Buffer.

Licensing and Maintenance

- NO yearly maintenance fees for upgrades and bug fixes
- Basic core licensing for a single vendor (either Xilinx or Altera) compiled (synthesized netlist) binary
- Other licensing options include:
  - Vendor and device family agnostic source code (Verilog) license
  - A low cost, board locked license for low budget prototyping (upgradeable to full license)

Contact and Sales Information

For further information, contact sales representative at:

Phone: +1-301-528-8074
Email: sales@hiteksys.com
**Resource Utilization**

The utilization summary of the 25G Ethernet solution is given in following tables. The utilization numbers are best in class as compared to other available 25G Ethernet cores with comparable feature set.

The Ethernet solution has been fully verified on different hardware platforms for both Altera and Xilinx FPGAs and has also been verified for interoperability with other 25G capable devices.

### 25G ULL Ethernet IP - Resource Usage for Xilinx Devices

<table>
<thead>
<tr>
<th>Device</th>
<th>User Interface (AXI4)</th>
<th>Priority Flow Control (PFC)</th>
<th>Slice LUTS</th>
<th>Slice Registers</th>
<th>BRAMs</th>
</tr>
</thead>
<tbody>
<tr>
<td>UltraScale/</td>
<td>64-Bit</td>
<td>No</td>
<td>3,510</td>
<td>2,975</td>
<td>18K = 0; 36K = 0</td>
</tr>
<tr>
<td>UltraScale+</td>
<td></td>
<td>Yes</td>
<td>3,610</td>
<td>3,412</td>
<td>18K = 0; 36K = 0</td>
</tr>
<tr>
<td>7-Series</td>
<td>64-Bit</td>
<td>No</td>
<td>3,516</td>
<td>2,977</td>
<td>18K = 0; 36K = 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Yes</td>
<td>3,604</td>
<td>3,414</td>
<td>18K = 0; 36K = 0</td>
</tr>
</tbody>
</table>

**Note:**
- Support wrapper with MAC and PCS Registers adds additional 681 Slice LUTs and 1065 Slice Registers.
- Register based RMON statistics block adds additional 1948 Slice LUTs and 1807 Slice Registers.
- RS-Forward Error Correction adds additional 37,553 Slice LUTs and 21,997 Slice Registers.

### 25G ULL Ethernet IP - Resource Usage for Altera Devices

<table>
<thead>
<tr>
<th>Device</th>
<th>User Interface (Avalon)</th>
<th>Priority Flow Control (PFC)</th>
<th>COMB. ALUTs</th>
<th>Registers</th>
<th>Memory M20K</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arria 10</td>
<td>64-Bit</td>
<td>No</td>
<td>3,683</td>
<td>3,114</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Yes</td>
<td>3,743</td>
<td>3,551</td>
<td>0</td>
</tr>
<tr>
<td>Stratix V</td>
<td>64-Bit</td>
<td>No</td>
<td>3,670</td>
<td>3,127</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Yes</td>
<td>3,742</td>
<td>3,565</td>
<td>0</td>
</tr>
</tbody>
</table>

**Note:**
- Support wrapper with MAC and PCS Registers adds additional 701 Comb. ALUTs and 1114 Registers.
- Register based RMON statistics block adds additional 2003 Comb. ALUTs and 1808 Registers.
- RS-Forward Error Correction adds additional 30,307 Comb. ALUTs and 27,555 Registers.
## Performance (Tx And Rx Latency)

The performance of the 25G Ethernet solution is represented here in terms of individual latencies of transmit and receive paths, i.e., the time between the first bit of data input at 25G Ethernet MAC and the first bit of data output at PCS-Transceiver interface. These numbers will change with the change in programmable threshold levels used for reading the user interface FIFOs. For the latencies given here, the thresholds for both transmit and receive User FIFOs were set to minimum possible values for correct operation. Data path latency is also dependent upon the type of user interface FIFO used in the design. FIFO implementation can either be a SCFIFO (Single Clock FIFO, when the MAC and application clock are same) or can be a DCFIFO (Dual Clock FIFO, when the MAC and application clock are different). Following table lists the latencies for various user interface options.

<table>
<thead>
<tr>
<th>Technology</th>
<th>User Interface</th>
<th>MAC+PCS Latency (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Tx</td>
</tr>
<tr>
<td>Xilinx</td>
<td>64-bit (NO FIFO)</td>
<td>29.8</td>
</tr>
<tr>
<td></td>
<td>64-bit (DCFIFO)</td>
<td>52.2</td>
</tr>
<tr>
<td></td>
<td>128-bit (SCFIFO)</td>
<td>59.6</td>
</tr>
<tr>
<td></td>
<td>128-bit (DCFIFO)</td>
<td>67.1</td>
</tr>
<tr>
<td>Altera</td>
<td>64-bit (NO FIFO)</td>
<td>29.8</td>
</tr>
<tr>
<td></td>
<td>64-bit (DCFIFO)</td>
<td>52.2</td>
</tr>
<tr>
<td></td>
<td>128-bit (SCFIFO)</td>
<td>59.6</td>
</tr>
<tr>
<td></td>
<td>128-bit (DCFIFO)</td>
<td>67.1</td>
</tr>
</tbody>
</table>

### Deliverables

- Ethernet wrapper design with:
  - Top level MAC and PCS wrappers (source files, Verilog) for user specific customizations
  - Compiled synthesizable binaries (Netlists) for MAC and PCS cores
  - Compiled synthesizable binaries (Netlists) for L2 packet generator and checker
  - Technology specific transceiver wrappers for the selected device family
  - Source code RTL (Verilog) for RMON and Register-File blocks
- UART/PCIe interface based reference design with:
  - Top level wrapper (source files, Verilog) for user specific customizations
  - Compiled synthesizable binaries (Netlists) for the I2C and MDIO cores
  - Compiled synthesizable binaries (Netlists) for the UART or PCIe host interface
- Encrypted RTL for MAC, PCS and packet generator/checker for simulation
- Constraint files and synthesis scripts for design compilation
- PCIe driver/API (source files, C) for Linux with the optional PCIe host interface
- GUI application (Linux only) for interfacing to the reference design
- Design guide(s) and user manual(s)
A. Reference Design Details

A.1 Overview

A 25Gbps reference design is included as part of the IP deliverable to facilitate quick L1 and L2 layer testing and verification of the 25Gbps Ethernet on target platform. The capability to run the L1 PRBS pattern and configure each transceiver independently can be for used for a fast module bring-up in the lab and can also be used for factory diagnostics.

The UART (normally through an onboard USB-to-UART converter chip) based 25G Ethernet reference design can be seamlessly ported to various COTS FPGA networking and evaluation modules (see section for the list of verified modules). A GUI application controls the register read/writes to the FPGA through a UART core with integrated command interpreter. Both Linux and Windows platforms are supported for the UART based interface control.

This reference design can also be used on custom embedded design where the FPGA connects to the host processor via a PCIe interface. For the PCIe control interface, GUI application is hosted on a Linux platform (as PCIe driver/API is provided for Linux OS only).

A.2 Functional Description

Following figure shows the connectivity and the elements of the 25Gbps Ethernet IP reference design. Usually the UART interface from the FPGA connects to an external (can be on the same module as well) USB-UART converter. A Linux or Windows host (through a USB port) running the GUI application is used to configure and control the 25G Ethernet. I2C and GPIO interfaces included in the reference design can be used to control any optical module on the target platform including the SFP28 and QSFP28 compliant modules.

For L1 (physical layer verification and testing) GUI application provides an interface to independently control and configure 25.78125Gbps transceiver used for 25G Ethernet transport. User can configure the transceiver to run various PRBS pattern and configure various transceiver parameters like transmit voltage, transmit pre-emphasis, receive equalization and receive gain.
For L2 testing, GUI application uses the 25Gbps packet generator/checker inside the FPGA to generate and check MAC frames up to full line rate. Packet generator supports a basic rate control mechanism to control the packet/data rate on the interface. Generator can be configured for fixed size as well as pseudo random packet size packet transmission. An incrementing counter is used as payload for the MAC frames. Checker on the receive side verifies the payload of receive MAC frames and reports error in the payload.

A comprehensive set of transmit and receive counters in the MAC core provide a detailed view of the packet statistics including various error types.

Following is a snapshot for the GUI application for the L2 packet test results screen.
A.3 Ported/Validated Modules List

1. **HiTech Global HTG-828 and HTG-9100 Modules**: Xilinx Virtex UltraScale FPGA with 25Gbps transceivers, Optical module with CFP4 and QSFP28 interfaces. Parallel MTP/MTO to quad SFP+ breakout cable used for 25Gbps interface.
   
   (http://hitechglobal.com/Boards/Virtex_UltraScale_100G_NIC.htm)
   (http://hitechglobal.com/Boards/QuadCFP4_QSFP28.htm)

2. **HiTech Global HTG-728 Module**: Xilinx Virtex-7 H580T FPGA with 25Gbps transceivers, Optical module with CFP2 and CFP4 interfaces. Parallel MTP/MTO to quad SFP+ breakout cable used for 25Gbps interface.
   
   (http://www.hitechglobal.com/Boards/x16PCIExpress-Gen3.htm)