

40Gbps Ethernet Solution (MAC and 40GBase-R PCS Cores) [HTK-40G-ETH-128-FPGA]

Interoperability and Verification Report

March 07, 2012

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") are made available "AS IS". Hitek hereby disclaims all warranties and conditions, express, implied, or statutory, including but not limited to warranties of merchantability, non-infringement, or fitness for any particular purpose. Hitek does not assume any liability (whether in contract or tort, including negligence, or under any other theory of liability) arising out of the application or use of any product described or shown herein; nor does it convey any license under its patents, copyrights, or mask work rights or any rights of others. Hitek shall not be liable for any loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) of any kind or nature related to the Materials (including your use of the Materials) even if such damage or loss was reasonably foreseeable or Hitek had been advised of the possibility of the same. Hitek expressly disclaims any warranty whatsoever with respect to the adequacy of any such implementation, including but not limited to any warranties or representations that the implementation is free from claims of infringement, as well as any implied warranties of merchantability or fitness for a particular purpose. End users are responsible for obtaining any rights they may require for their implementation. Hitek's IP cores may be subject to warranty and support terms contained in a license issued to you by Hitek. Hitek reserves the right to make changes, at any time, without any notice.

Hitek products are not intended for use in failsafe applications, devices, or systems. Use of a Hitek product in such applications without the written consent of the appropriate Hitek officer is prohibited.

The contents of this manual are owned by Hitek. None of the material may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Hitek.

REVISION HISTORY

Revision	Date of Issue	Author	Scope
0.1	02/24/2012	HT	- Initial version
1.0	02/07/2012	HT/TM	Updated with the test results

TABLE OF CONTENTS

<u>S</u>	Section	Page
1.	Introduction	4
	1.1. Overview	4
	1.2. Test Setup	4
	2. Interoperability Tests	
	B. Ehernet PCS (layer-1) Tests:	
	Ethernet MAC (layer-2) Tests:	

1. INTRODUCTION

This report documents the results for the interoperability and verification results for Hitek's 40G Ethernet solution, HTK-40G-ETH-128-FPGA. The 40Gbps Ethernet IP solution offers a fully integrated IEEE802.3ba compliant package for NIC (Network Interface Card) and Ethernet switching applications. The 40Gbps Ethernet IP solution includes:

- 40Gbps MAC core
- 40Gbps (40GBase-R) PCS core
- Technology dependent transceiver wrapper for Altera and/or Xilinx FPGAs
- Statistics counter block (for RMON and MIB)
- MDIO and I2C cores for optical module status and control

1.1. Overview

The verification tests for the 40G Ethernet solution are divided into three main sections:

- 1. Interoperability tests
- 2. PCS layer tests
- 3. MAC layer tests

Beside the basic interoperability and verification testing at the logical level, emphasis has also been placed into testing the clock compensation mechanism of the 40G Ethernet cores. Operation of the Ethernet cores has been validated with a maximum clock frequency deviation of +/-100PPM between the DUT and the testing station.

1.2. Test Setup

Following figure shows the setup used for the 40G interoperability and verification testing.




Figure 1. Verification Test Setup

As shown in the figure below, the interoperability and verification test setup is composed of the following elements:

- 1. DUT for the 40Gbps based upon the following modules:
 - a. HTG-V6HXT-x16PCIE module with Xilinx XC6VHX565T-2 (**mid speed grade**) FPGA and integrated QSFP+ and SFP+ optical interfaces using GTH transceivers on the FPGA
 - b. Finisar FCBG410QB1C05 QSFP+ inter-board optical assembly with two QSFP+ electrical to optical transceivers connected through parallel optical cable
- 2. 100G/40G Ethernet tester (Testing Station); a JDSU TBird-8000 with 100G/40G Ethernet interface option connected to the DUT through the other end of the Finisar FCBG410QB1C05 QSFP+ inter-board optical assembly
- 3. Windows PC to host the GUI controlling the DUT




Figure 2. Elements of the Verification Test Setup

Following figure shows details of the FPGA elements of the DUT. The UART interface from the FPGA connects to an external USB-UART converter. A Linux or Windows host (through a USB port) running the GUI application is used to configure and control the 40G Ethernet and MDIO interfaces.

PCS core in the FPGA module connects to the QSFP+ optical transceiver through the XLAUI interface (four 10.3125Gbps lanes). QSFP+ interface port with the Netlogic EDC/re-timers on the HTG-V6HXT-x16PCIE was used for verification tests.




Figure 3. Details of the DUT logic blocks and interfaces

For 40G interoperability and verification tests, GUI application uses 40Gbps packet generator/checker inside the FPGA to generate and check MAC frames up to full line rate. The packet generator supports a basic rate control mechanism to control the packet/data rate on the interface. The generator can be configured for fixed size as well as pseudo random packet size packet transmission. An incrementing counter is used as payload for the MAC frames. The checker on the receive side verifies the payload of receive MAC frames and reports error in the payload.

A comprehensive set of transmit and receive counters in the MAC core provide a detailed view of the packet statistics including various error types.

Following is a snapshot for the GUI application for the L2 packet test results screen.

S ETHERNET DEBUG APPL	ICATION	
Port ID COM2 Baud Rate 9600	Image: Wage with the second	FPGA-A MAC XX,XX,XX,XX All Get Revision Status Log
REGISTER READ/WRITE MDIO/12C/DRP READ/WRITE TRANSCEIVER CONTROL REFDESIGN MAC/PCS STATISTICS REFDESIGN STATISTICS REFDESIGN STATISTICS BAJIOWNUTH CALCULATION REGRESSION TEST	Resett All Select All Clear All Change Base Read Regs Image: MAC Registers Image: PCS Registers Image: PCS Registers Image: PCS Registers Image: PCS Registers Image: PCS Registers Image: PCS Registers Image: PCS PCS Registers Image: PCS Registers Image: PCS PCS Registers Image: PCS PCS Registers Image: PCS PCS Registers Image: PCS PCS Registers Image: PCS PCS Registers Image: PCS PCS Registers Image: PCS PCS Registers Image: PCS PCS Registers Image: PCS PCS Registers Image: PCS PCS Registers Image: PCS PCS Registers Image: PCS PCS Registers Image: PCS PCS Registers Image:	Clear Log Save Log Add Time # Read from register: Addr=00000190 Data=08000000 Particle ParticleParticlePartematcher Particle Partiseander Particle Par

2. INTEROPERABILITY TESTS

Test # and Description	Case #	Results
INTOP-1.1 — Ethernet Layer-1 interoperability	Ι	PASS
	II	PASS
	III	PASS
	IV	PASS
Expected Results & Test Case Descriptions		
Purpose: To verify that the DUT achieves basic L1 synchronization	l.	
I. Verify that the DUT achieves block synchronization on all lanes.		
II. Verify that the DUT achieves Alignment Marker (AM) lock on all lane	es.	
III. Verify that the DUT doesn't indicate any BIP-8 parity errors.		
IV. Verify that the DUT doesn't indicate any BER errors.		
Comments		

Test # and Description	Case #	Results
INTOP-1.2 — Ethernet Layer-2 interoperability (Fixed length	Ι	PASS
packets)	II	PASS
	III	PASS
	IV	PASS
Expected Results & Test Case Descriptions		
 size) packets. I. Verify that the DUT can detect frames on the receive path. Receive path. Receive path. Receive path. II. Verify that the remote device can detect frames transmitted by the D 		
 counters in DUT and receive counters at the remote device. III. Verify that the DUT doesn't report any CRC errors, length errors or an IV. Verify that the DUT doesn't report any flow control operation. Pause zero. 		
Comments		

Hitek Systems LLC, www.hiteksys.com

Test # and Description	Case #	Results
INTOP-1.3 — Ethernet Layer-2 interoperability (Random length	Ι	PASS
packets)	II	PASS
	III	PASS
	IV	PASS
Expected Results & Test Case Descriptions		
Purpose: To verify that the DUT achieves basic L2 synchronization v	vith random len	gth packets.
 Verify that the DUT can detect frames on the receive path. Receive pa incrementing. 	acket counter sho	ould be
II. Verify that the remote device can detect frames transmitted by the D counters in DUT and receive counters at the remote device.	UT. Check the tra	ansmit
III. Verify that the DUT doesn't report any CRC errors, length errors or an	y kind of L2 pack	et errors.
IV. Verify that the DUT doesn't report any flow control operation. Pause	frame counters s	hould be
zero.		
Comments		

3. EHERNET PCS (LAYER-1) TESTS:

Test # and Description	Case #	Results
PCS-1.1 — PCS BIP-8 error insertion and reporting	Ι	PASS
	II	PASS
Expected Results & Test Case Descriptions		
 Purpose: To verify that the DUT can detect and report BIP-8 errors in device. I. Verify that the DUT can detect and report BIP-8 errors on all virtual la II. Verify that the DUT can detect and report BIP-8 errors inserted on ind 	nes.	emote
Comments		
- Single error and a burst of known number of errors were inserted from	om the test equ	ipment.

Test # and Description	Case #	Results
PCS-1.2 — PCS sync header error insertion and reporting	Ι	PASS
	II	PASS
Expected Results & Test Case Descriptions		•
Purpose: To verify that the DUT can detect and report sync header error	rors on all the v	virtual lanes
 Verify that the DUT can detect and report consecutive sync header error inserted sync header errors should not bring the lane out of blocksync 65 invalid sync headers are received in a 1024 sync window). Try up to headers and observe that the PCS doesn't go out of sync. Verify that the DUT can detect sync header errors when the remote de headers at random times. Increase the errors up to the BER indication headers are detected within a 500µs window for 100GBASE-R, or a 1.2 	: (lane gets out c o maximum 64 ir evice inserts invo n (97 invalid 66-l	of sync when nvalid sync alid sync oit sync

Comments

Test # and Description	Case #	Results		
PCS-1.3 — Handling of receive clock difference compensation	Ι	PASS		
	II	PASS		
Expected Results & Test Case Descriptions				
Purpose: To verify that the DUT can properly compensate for the cloupositive and negative directions.	ck differences i	n both		
I. Verify that the DUT can compensate for positive clock PPM difference specifications.	es as required by	the IEEE		
II. Verify that the DUT can compensate for negative clock PPM differences required by the IEEE specifications.				
Comments				
 IEEE specifications require a maximum of +/-100 ppm clock toleran This translates into +200 and -200 maximum clock compensation req the oscillators at the transmitting and receiving ends are at their extrem During this test, the clock difference between the DUT and testing sta ppm in each direction without any errors reported by any of the devic standard maximum packet size of 1518 bytes. Clock differences of up to 105 ppm were also checked for jumbo fra - Clock differences of up to 105 ppm were also checked for random s 64B to 10K jumbo frames. 	uirement on the mes. ation increased es. The test wa ames (10K byte	e receiver if up to 105 s run with es).		
Clock difference could not be increased to full +/-200PPM, as the maclock change on the Testing Station was limited to +/-100PPM and the frequency oscillator.	-	0		

4. ETHERNET MAC (LAYER-2) TESTS:

Test # and Description	Case #	Results
MAC-1.1 — Reception of frames with CRC-32 errors	Ι	PASS
	II	PASS
Expected Results & Test Case Descriptions		
Purpose: To verify that the DUT can detect and report CRC-32 errors		
 Verify that the DUT can detect CRC errors (single & burst) inserted by Verify that the reception of bad CRC packets doesn't affect the recept packets with no CRC error). 		
Comments		
- A known number of CRC errors were inserted from the test equipme		
reported by the DUT was checked. The packet counter reported corre	ct number of e	rrors in
single and burst mode CRC errors		

Test # and Description	Case #	Results
MAC-1.2 — Reception of back to back 64B frames.	Ι	PASS
	II	PASS
Expected Results & Test Case Descriptions		
Purpose: To verify that the DUT can handle 64B back to back frames	with and with	out padding
 Verify that the DUT can handle back to back 64B frames with no padding. Verify that the DUT can handle back to back 64B frames with padding. Two or three payload sizes with padding should be checked. 		
Comments		
- Tests were performed with different payload sizes less than or equal	•	
received packets at the DUT was checked (RMON statistics). No error	ors were reporte	ed by the
DUT.		

Test # and Description	Case #	Results
MAC-1.3 — Reception of 65B frames.	I	PASS
	II	PASS
Expected Results & Test Case Descriptions		
Purpose: To verify that the DUT can handle 65B back	to back frames.	
I. Verify that the DUT can handle back to back 65B frame terms of bandwidth.	es without any errors. This is th	e worst case in
II. Verify that the DUT can handle back to back "Nmod65	B" frames without any errors. I	Example
packet sizes are 130, 325, 1300 etc.		
Comments		

Te	st # and Description	Case #	Results
MA	AC-1.4 — Transmission of valid CRC frames.	Ι	PASS
		II	PASS
Ex	pected Results & Test Case Descriptions		
Pu: fiel	rpose: To verify that the DUT always computes and transmits fram d.	nes with proper	CRC-32
I. Generate fixed length packets from DUT (or loopback the receive frames to transmit MAC) and verify that the remote device (testing station) doesn't report any CRC errors. Different frames sizes should be validated.			
II.	II. Generate random length packets from DUT (or loopback the receive frames to transmit MAC) and verify that the remote device doesn't report any CRC errors.		
Comments			
	mments		

Test # and Description	Case #	Results	
MAC-1.5 — Handling of Jumbo frames	Ι	PASS	
	II	PASS	
Expected Results & Test Case Descriptions			
 Purpose: To verify that the DUT can handle packets with length greater than maximum frame size (jumbo frames). I. Verify that the DUT can properly handle jumbo frames in both transmit and receive path. Use a fixed length packet size greater than the Ethernet maximum frame size. Possible lengths are 2000, 5125, 7777, or 9600 bytes. 			
 Verify that the DUT can handle jumbo frames when they are precede Ethernet frames (i.e. less than maximum frames size). 	e/tollowed by frai	mes normal	
Comments			

Test # and Description	Case #	Results
MAC-1.6 — Maximum bandwidth Calculation.	Ι	PASS
	II	PASS

Expected Results & Test Case Descriptions Purpose: To observe and calculate the maximum L2 bandwidth achieved by the DUT for different frame lengths in both transmit and receive directions.

I. Observe the maximum bandwidth that the DUT can achieve for the following packet lengths.

Packet Length	Observed Bandwidth (Testing Station to DUT) Gbps	Observed Bandwidth (DUT to Testing Station) Gbps
64 bytes	30.4759	30.4759
65 bytes	30.5879	30.5879
128 bytes	34.5942	34.5942
256 bytes	37.1011	37.1011
512 bytes	38.4958	38.4959
1,024 bytes	39.2333	39.2333
2,048 bytes	39.6128	39.6128
4,096 bytes	39.8052	39.8053
9,600 bytes	39.9164	39.9164
10,000 bytes	39.9197	39.9198

II. Also verify that the DUT reports correct statistics for the packet length 'bins' used for RMON,MIB statistics

Comments

- In order to observe the maximum throughput, packets were generated from the DUT and testing station independently at maximum possible rates. The testing station was set in 'Flooding' mode, described as the maximum possible bandwidth mode in the test equipment.

- Transmit and receive bandwidths reported above were checked at the test equipment.

- Both the DUT and testing station were brought to around '0' ppm clock difference so that the maximum bandwidths can be compared in both directions.

Test # and Description	Case #	Results
MAC-1.7 — Handling of different packet types.	Ι	PASS
	II	PASS
	III	PASS
Expected Results & Test Case Descriptions		
Purpose: To verify the DUT can handle different packet types.		
		_
I. Verify that the DUT can handle VLAN tagged frames with fixed/random packet lengths.		
II. Verify that the DUT can handle Ethernet type/DIX frames (frames with length field greater than		

- 1536) with fixed/random packet lengths.
- III. Verify that the DUT can handle VLAN-Type (Type/DIX VLAN tagged frames) frames with fixed/random packet lengths.

Comments

- The testing station also supported Q-in-Q frames generation. These packets were also generated and verified (No errors reported and MAC indicated them as VLAN frames) at the DUT. Further processing is higher layer functionality.

Test # and Description	Case #	Results
MAC-1.8 — Handling of packets with different kinds of destination	Ι	PASS
addresses.	II	PASS
	III	PASS
Expected Results & Test Case Descriptions		

Purpose: To verify that the DUT can handle all kinds of destination MAC addresses.

- I. Verify that the DUT can handle and report both transmit and receive Unicast packets.
- II. Verify that the DUT can handle and report both transmit and receive Multicast packets.
- III. Verify that the DUT can handle and report both transmit and receive Broadcast packets.

Comments

- Unicast, Multicast and Broadcast packets were generated from both DUT and the testing station and counters were checked at both the devices for the type of packets received.

Test # and DescriptionCase #ResultsMAC-1.9 — Transmit and receive missed or replicated packetsIPASStests.IPASSPurpose: To verify that the DUT doesn't miss or replicate any packets in the receive direction and the DUT packet counters report as expected.I.Verify that the DUT doesn't miss or replicate packets in the receive direction and valid packet counter in the DUT report correctly. For this test, a known number of packets are gewrated from the testing station for the different packet lengths and transmit (at the testing station) and receive

(at DUT) packet good packet counters are compared. The same test is then performed for the other direction to verify the transmit path of the DUT.

Packet Length	Result	
64 bytes	OK*	
65 bytes	ОК	
70 bytes	ОК	
128 bytes	ОК	
256 bytes	ОК	
512 bytes	ОК	
1,024 bytes	ОК	
2,048 bytes	ОК	
4,096 bytes	ОК	
9,600 bytes	ОК	
10,000 bytes	ОК	
Radom size packets	ОК	

Comments

* Transmit and receive packet counters matched exactly at both the testing station and DUT.

Test # and Description	Case #	Results	
MAC-1.10 — Handling of PAUSE frames	Ι	PASS	
	II	PASS	
Expected Results & Test Case Descriptions			
Purpose: To verify that the DUT can handle PAUSE frames in both transmit and receive			
direction.			
III. Verify that the DUT can generate PAUSE frames in the transmit direction.IV. Verify that the DUT can recognize PAUSE frames properly in the receive direction.			
Comments			
- Multiple PAUSE frames were generated by the DUT on the transmit path at random times			

using the host based PAUSE frame generated by the DOT on the transmit path at random times generated by the DUT was compared with the PAUSE frames reported by the testing station.