Overview
The 10Gbps Low Latency Ethernet FPGA IP core solution offers a fully integrated IEEE 802.3-2015 compliant package for NIC (Network Interface Card) and Ethernet switching applications. This low latency solution is specifically targeted for demanding financial, high frequency trading and HPC applications.
Features
- Low latency MAC; Tx = 50.0ns , Rx = 70.4ns; (32-bit user interface mode)
- Low latency 10GBase-R PCS; Tx = 77.1ns, Rx = 121.3ns; (32-bit user interface mode)
- Technology dependent transceiver wrapper (includes clock PLLs) for Altera and/or Xilinx FPGAs
- Statistics counter block (for RMON and MIB)
- MDIO and I2C cores for optical module status and control
Deliverables
- Encrypted MAC and PCS RTL for simulation and synthesis
- Encrypted L2 packet generator and checker RTL for simulation and synthesis
- Source code RTL (Verilog) for top level Ethernet wrappers to allow for user specific customizations.
- Technology specific transceiver wrappers for the selected device family
- Source code RTL (Verilog) for AXI4 Lite and Avalon-MM arbiters and address decoders
- Constraint files and synthesis scripts for design compilation
- Linux based APIs/tools to access core configuration and statistics registers
- Design guide(s) and user manual(s)
